Welcome to HowTo! The premier Linux information resource center.
____________________________________

H HOWTO 's 

Contrib
(Submitted Documentation)
FAQ
(Frequently Asked Questions)
Links
(Links page)
IRC Information
(IRC Page)
ISPs
(Linux Friendly ISPs)
Book Store
(Books through Amazon.com)
RFC Index
(Request For Comments)
Man Pages
(Linux Manual Pages)
LUGs
(Linux User Group Listing)

4. CPU/FPU

Intel/AMD/Cyrix 386SX/DX/SL/DXL/SLC, 486SX/DX/SL/SX2/DX2/DX4 are supported. Intel Pentium, Pentium Pro and Pentium II (basically it's a Pentium Pro with MMX) also work. AMD K5 and K6 work good, although older versions of K6 should be avoided as they are buggy. Setting "internal cache" disabled in bios setup can be a workaround.

Also IDT Winchip C6-PSME2006A processors are supported under Linux ( http://www.winchip.com).

Linux has built-in FPU emulation if you don't have a math coprocessor.

Experimental SMP (multiple CPU) support is included in kernel 1.3.31 and newer. Check the Linux/SMP Project page for details and updates.

• Linux/SMP Project
  http://www.linux.org.uk/SMP/title.html

A few very early AMD 486DX's may hang in some special situations. All current chips should be okay and getting a chip swap for old CPU's should not be a problem.

ULSI Math*Co series has a bug in the FSAVE and FRSTOR instructions that causes problems with all protected mode operating systems. Some older IIT and Cyrix chips may also have this problem.

There are problems with TLB flushing in UMC U5S chips in very old kernels. (1.1.x)

• enable cache on Cyrix processors
  ftp://sunsite.unc.edu/pub/Linux/kernel/patches/CxPatch030.tar.z
• Cyrix software cache control
  ftp://sunsite.unc.edu/pub/Linux/kernel/patches/linux.cxpatch
• Cyrix 5x86 CPU register settings
  ftp://sunsite.unc.edu/pub/Linux/kernel/patches/cx5x86mod_1.0c.tgz